Ultra-Clean Fabrication Platform Produces Nearly Ideal 2D Transistors
May 20, 2019 | Columbia EngineeringEstimated reading time: 3 minutes
Semiconductors, which are the basic building blocks of transistors, microprocessors, lasers, and LEDs, have driven advances in computing, memory, communications, and lighting technologies since the mid-20th century. Recently discovered two-dimensional (2D) materials, which feature many superlative properties, have the potential to advance these technologies, but creating 2D devices with both good electrical contacts and stable performance has proved challenging.
Image Caption: A Hall-bar device structure (see inset) is wire-bonded to a 16-pin chip-carrier. The chip-carrier allows for extensive electrical characterization of the device at both low temperatures and high magnetic fields.
Researchers at Columbia Engineering report that they have demonstrated a nearly ideal transistor made from a two-dimensional material stack—with only a two-atom-thick semiconducting layer—by developing a completely clean and damage-free fabrication process. Their method shows vastly improved performance compared to 2D semiconductors fabricated with a conventional process, and could provide a scalable platform for creating ultra-clean devices in the future.
“Making devices out of 2D materials is a messy business,” says James Teherani, assistant professor of electrical engineering. “Devices vary wildly from run to run and often degrade so fast that you see performance diminish while you’re still measuring them.”
Having grown tired of the inconsistent results, Teherani’s team set out to develop a better way to make stable devices. “So,” he explains, “we decided to separate the pristine device from the dirty fabrication processes that lead to variability.”
As shown in this new study, Teherani and his colleagues developed a two-step, ultra-clean nanofabrication process that separates the “messy” steps of fabrication—those that involve “dirty” metallization, chemicals, and polymers used to form electrical connections to the device—from the active semiconductor layer. Once they complete the messy fabrication, they could pick up the contacts and transfer them onto the clean active device layer, preserving the integrity of both layers.
“The thinness of these semiconductors is a blessing and a curse,” says Teherani. “While the thinness allows them to be transparent and to be picked up and placed wherever you want them, the thinness also means there's nearly zero volume—the device is almost entirely surface. Because of this, any surface dirt or contamination will really degrade a device.”
Currently, most devices are not encapsulated with a layer that protects the surface and contacts from contamination during fabrication. Teherani’s team showed that their method can now not only protect the semiconductor layer so that they don't see performance degradation over time, but it can also yield high performance devices.
Teherani collaborated with Jim Hone, Wang Fong-Jen Professor of Mechanical Engineering, making use of the fabrication and analysis facilities of the Columbia Nano Initiative and the National Science Foundation-funded Materials Research Science and Engineering Center at Columbia. The team made the transferred contacts from metal embedded in insulating hexagonal boron nitride (h-BN) outside a glovebox and then dry-transferred the contact layer onto the 2D semiconductor, which was kept pristine inside a nitrogen glovebox. This process prevents direct-metallization-induced damage while simultaneously providing encapsulation to protect the device.
The fabrication process for transferred contacts that yield nearly ideal transistors. Transferred contacts prevent contamination and damage to the 2D semiconductor that occur during fabrication of conventional contacts.
Video on the differences between 2D and 3D materials
Video on the step-by-step nanofabrication of 2D material stacks
Now that the researchers have developed a stable, repeatable process, they are using the platform to make devices that can move out of the lab into real-world engineering problems.
“The development of high performance 2D devices requires advances in the semiconductor materials from which they are made,” Teherani adds. “More precise tools like ours will enable us to build more complex structures with potentially greater functionality and better performance.”
About Columbia Engineering
Columbia Engineering, based in New York City, is one of the top engineering schools in the U.S. and one of the oldest in the nation. Also known as The Fu Foundation School of Engineering and Applied Science, the School expands knowledge and advances technology through the pioneering research of its more than 220 faculty, while educating undergraduate and graduate students in a collaborative environment to become leaders informed by a firm foundation in engineering. The School’s faculty are at the center of the University’s cross-disciplinary research, contributing to the Data Science Institute, Earth Institute, Zuckerman Mind Brain Behavior Institute, Precision Medicine Initiative, and the Columbia Nano Initiative. Guided by its strategic vision, “Columbia Engineering for Humanity,” the School aims to translate ideas into innovations that foster a sustainable, healthy, secure, connected, and creative humanity.
Suggested Items
Intel Brings AI-Platform Innovation to Life at the Olympic Games
04/18/2024 | BUSINESS WIREIntel announced its plans for the Olympic and Paralympic Games Paris 2024. Bringing AI Everywhere, Intel will implement artificial intelligence technology powered by Intel processors on the world’s biggest stage.
The Connection Between Wire Harness and Box Build
04/17/2024 | Nolan Johnson, I-Connect007Christina Rutherford is a technical lead and expert in materials engineering at Honeywell, where her specialty is the design, specification, and manufacture of cables and wire harnesses. Rutherford also sits on the committee for IPC/WHMA-A-620. In this conversation, we explore the changing dynamics in wire harnesses and how they relate to box build. Christina’s standards work allows her to draw insightful parallels between wire harness and box build.
Real Time with... IPC APEX EXPO 2024: Innovations in Thermal, Warpage, and Strain Metrology
04/17/2024 | Real Time with...IPC APEX EXPOEditor Nolan Johnson talks with Neil Hubble, president of Akrometrix, about the company's leadership in thermal, warpage, and strain metrology. Neil details how Akrometrix is committed to addressing customer challenges through technological evolution, innovative solutions, and a focus on data processing. A tabletop unit for thermal warpage testing is showcased at IPC APEX EXPO this year.
Hentec/RPS Publishes an Essential Guide to Selective Soldering Processing Tech Paper
04/17/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, announces that it has published a technical paper describing the critical process parameters that need to be optimized to ensure optimal results and guarantee the utmost in end-product quality.
Connect the Dots: Designing for Reality: Prioritizing Manufacturability
04/11/2024 | Matt Stevenson -- Column: Connect the DotsRealistic PCB designs should prioritize manufacturability and reliability of the PCB as well as meet the other design requirements. To do so, one must account for the production variables associated with individual manufacturing partners. Understanding and creating robust PCB designs, especially in terms of board manufacturing, requires a lot of attention to detail. When more detail is included in the design, the manufacturing process goes more smoothly, and process yields are higher.