Synopsys Broadens Collaboration with EPFL
July 6, 2020 | PR NewswireEstimated reading time: 1 minute
Synopsys, Inc. announced it has broadened its ongoing academic collaboration by entering into an agreement to license novel digital synthesis technologies from EPFL, the Swiss Federal Institute of Technology in Lausanne, Switzerland.
Over the past two years, Synopsys has been working in partnership with the University of Rochester and Yokohama National University developing a complete digital circuit design flow for Superconducting Electronics (SCE). This work is being conducted under IARPA's SuperTools project, a multi-year research effort that aims to create a SCE circuit design flow by developing a comprehensive set of Electronic Design Automation (EDA), and Technology Computer Aided Design (TCAD) tools to enable the analysis and design of SCE circuits with Very-Large-Scale Integration (VLSI).
EPFL's Integrated Systems Laboratory (LSI) has developed a method that may reduce the power requirement of electronic chips by mapping out their logic flows in a novel way. By deploying a different set of logic functions for the gates on the potentially billions of transistors found in modern electronic circuits, this system may shorten the circuits' calculation steps. This shortening may enable chip designers to make their chips faster or more energy efficient. EPFL's LSI is applying these methods in ongoing research on SCE conducted under NSF's SuperCool project.
Traditionally, four basic logic functions (and-or-not-mux) have been used to realize electronic circuits. But, EPFL's LSI group set out to produce optimized digital circuits by radically changing the software that generates logic diagrams involving majority functions. Initial studies indicated that the new approach could reduce the number of logic steps needed to execute a given task. Later experiments confirmed that these optimizations were able to reduce the number of logic levels by 18% on average. Engineers can exploit the reduction in logic levels to create faster or less power-hungry chips.
The SCE tools will allow engineers to design complex, high-speed digital circuits with much lower power requirements than available in today's semiconductor technologies. Advanced EDA and TCAD tools have been at the center of the semiconductor revolution and made possible the design and manufacture of today's highly sophisticated electronic systems. The SuperTools project endeavors to apply the experiences and learnings from semiconductors to superconducting electronics, offering the possibility of faster circuits with substantially lower power requirements.
Suggested Items
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.