Synopsys Selected for Rapid Assured Microelectronics Prototypes Program
February 5, 2021 | SynopsysEstimated reading time: 1 minute
Synopsys, Inc. has announced that it is collaborating with Microsoft in the Rapid Assured Microelectronics Prototypes (RAMP) program to support the development of integrated circuit hardware and workflow prototypes that incorporate Synopsys' assured design and manufacturing flows into Microsoft Azure.
"Rapid, secure and assured prototypes are a critical need for modern systems," said Deirdre Hanford, chief security officer at Synopsys. "Synopsys is committed to delivering design and manufacturing solutions that enable development of systems created with security in mind which are needed for the next generation of critical infrastructure, including autonomous vehicles, 5G network equipment, edge AI platforms and hyperscale computing."
"Through this integration on the RAMP program, Synopsys' trusted design, verification and silicon IP solutions will be available in Microsoft Azure," said Mujtaba Hamid, Head of Silicon & Electronics Industry, Microsoft. "This will allow designers to securely build state-of-the-art silicon devices in a confidential cloud environment."
The RAMP program aims to bring commercial innovation capabilities and speed to the development of semiconductors for government systems. Synopsys will expand its existing digital and analog design and verification solutions, along with its design services expertise, to enable trust and assurance throughout the silicon lifecycle. This unique combination makes it possible to develop security at all phases of a system's life: during design, manufacturing and operation.
Synopsys is partnering with the US Government to help secure integrated circuit devices and the integrated circuit design environment. As part of DARPA's Automatic Implementation of Secure Silicon (AISS) program Synopsys will supply a tool flow and IP repository that helps designers create integrated circuit components with further resistance to attacks. The Department of Defense's (DoD) RAMP program will supply an assured design environment available in the cloud while supporting quantifiable assurance methods. The combination of these two programs will enable measurable confidentiality and integrity of commercial and DoD designs developed in a high integrity cloud environment.
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.