Realtek, Ansys Accelerate Complex IC Design for RFIC & High-Speed IC with Advanced Simulation Workflow
November 19, 2021 | ANSYSEstimated reading time: 1 minute
Realtek has adopted a leading-edge and user-friendly electromagnetic (EM) simulation workflow developed by Ansys to accelerate complex RFIC design and improve efficiency by shrinking silicon area. Realtek uses RaptorH’s silicon-optimized modeling flow to substantially decrease simulation time and reduce wasteful overdesign by accurately predicting EM coupling in applications ranging from RFIC and high-speed IC to cutting-edge Internet of Things products.
RFIC advanced node designs must manage the growing challenge of EM interference caused by high-frequency, millimeter wave signals and occurring across different RF blocks. To improve the efficiency of design margins, Realtek IC designers rely on Ansys® RaptorH™‘s large capacity engine to analyze complete circuit blocks with high fidelity.
By adopting this silicon-optimized modeling flow, Realtek designers are accelerating EM modeling times by 3x – 10x. Additionally, they are shrinking silicon real estate by drastically reducing block-to-block EM crosstalk in extremely complex designs.
“RaptorH delivers a highly intuitive graphical user interface with a simplified setup that does not require any manual modifications to the layout or foundry tech files for performing EM coupling analysis,” said Yee-Wei Huang, vice president at Realtek. “It helped our engineering team identify EM coupling problems in our on-chip design flow. This predictive accuracy, together with its high capacity and speed, enabled our designers to minimize area and increase the value without compromising fidelity in new, extremely complex chips.”
“RaptorH plays an integral role in our industry-leading, gold standard simulation platform for modeling EM and multiphysics interactions across the latest generation of IC layout structures,” said John Lee, vice president and general manager of the electronics and semiconductor business unit at Ansys. “Providing an optimum user experience and delivering reliable results, this product’s cutting-edge S-parameter and reduced SPICE models help Realtek designers capture the behavior of very high-frequency signals to solve complex IC layout problems with increased confidence, resulting in more efficient and reliable products.”
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.