Realtek, Ansys Accelerate Complex IC Design for RFIC & High-Speed IC with Advanced Simulation Workflow

Reading time ( words)

Realtek has adopted a leading-edge and user-friendly electromagnetic (EM) simulation workflow developed by Ansys to accelerate complex RFIC design and improve efficiency by shrinking silicon area. Realtek uses RaptorH’s silicon-optimized modeling flow to substantially decrease simulation time and reduce wasteful overdesign by accurately predicting EM coupling in applications ranging from RFIC and high-speed IC to cutting-edge Internet of Things products. 

RFIC advanced node designs must manage the growing challenge of EM interference caused by high-frequency, millimeter wave signals and occurring across different RF blocks. To improve the efficiency of design margins, Realtek IC designers rely on Ansys® RaptorH™‘s large capacity engine to analyze complete circuit blocks with high fidelity. 

By adopting this silicon-optimized modeling flow, Realtek designers are accelerating EM modeling times by 3x – 10x. Additionally, they are shrinking silicon real estate by drastically reducing block-to-block EM crosstalk in extremely complex designs. 

“RaptorH delivers a highly intuitive graphical user interface with a simplified setup that does not require any manual modifications to the layout or foundry tech files for performing EM coupling analysis,” said Yee-Wei Huang, vice president at Realtek. “It helped our engineering team identify EM coupling problems in our on-chip design flow. This predictive accuracy, together with its high capacity and speed, enabled our designers to minimize area and increase the value without compromising fidelity in new, extremely complex chips.”  

“RaptorH plays an integral role in our industry-leading, gold standard simulation platform for modeling EM and multiphysics interactions across the latest generation of IC layout structures,” said John Lee, vice president and general manager of the electronics and semiconductor business unit at Ansys. “Providing an optimum user experience and delivering reliable results, this product’s cutting-edge S-parameter and reduced SPICE models help Realtek designers capture the behavior of very high-frequency signals to solve complex IC layout problems with increased confidence, resulting in more efficient and reliable products.”



Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.

Copyright © 2022 I-Connect007. All rights reserved.