Cadence Announces Full DRAM Verification Solution for Automotive, Data Center, Mobile Applications
January 25, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced a new DRAM verification solution, allowing customers to test and optimize system-on-chip (SoC) designs for data center, consumer, mobile and automotive applications. Using the full DRAM verification solution, which delivers up to 10X increased verification throughput, customers can quickly and effectively perform IP-to-SoC-level verification of advanced designs with multiple DDR interfaces.
Modern SoC designs leverage advanced memory technologies, such as LPDDR5x, DDR5, HBM3 and GDDR6, which require rigorous verification at the PHY and IP levels to ensure compliance with the JEDEC standard as well as SoC-level verification to meet application-specific system performance definitions and data and cache coherency requirements.
“DRAM memory verification requires unique methods to ensure that all timing, power and throughput requirements are met in various conditions,” said Paul Cunningham, senior vice president and general manager, R&D, in the System & Verification Group at Cadence. “With the industry’s first full DRAM verification solution, we’re enabling our customers to verify their IP designs effectively and ensure their designs comply with the JEDEC standard specification as well as the memory subsystem application-specific performance metrics to provide the fastest path to IP and system verification closure.”
The new DRAM verification solution enables IP-level verification through Cadence® PHY VIPs and memory models with a direct and seamless path to SoC-level verification with the Cadence System VIP solution, including the System Performance Analyzer, System Traffic Libraries and System Scoreboard, all with built-in integration and content for DRAM interfaces, enabling fast and efficient memory subsystem and SoC verification for simulation and emulation environments.
The solution also includes Cadence TripleCheck technology, which provides users with a verification plan linked to a specification, including JEDEC, DFI and PHY, comprehensive coverage models, and a test suite to ensure compliance with the interface specification.
“Micron is committed to leading the development of next-generation memory technologies that drive value from the data center to the intelligent edge and across client and mobile user experiences,” said Malcolm Humphrey, vice president and general manager of the Compute DRAM Products Group at Micron. “Our collaboration with Cadence accelerates ecosystem development to deliver innovative memory solutions.”
The new verification solution for DRAM verification is part of the broader Cadence verification full flow, which includes Palladium Z2 emulation, Protium X2 prototyping, Xcelium simulation, the Jasper Formal Verification Platform, the Helium Virtual and Hybrid Studio, and the vManager Verification Management Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day. The DRAM verification solution and verification full flow support the company’s Intelligent System Design strategy, enabling SoC design excellence.
Suggested Items
Camtek Receives Approx. $25M from tier-1 manufacturer for High Bandwidth Memory (HBM)
03/29/2024 | CamtekCamtek Ltd. announced that it has received a new order for approximately $25 million from a tier-1 HBM manufacturer, for the inspection and metrology of High Bandwidth Memory (HBM). Most of the systems are expected to be delivered in the second half of 2024.
Reducing Nitrogen Consumption in Convection Soldering with Rehm Thermal Systems' Patented Mechatronic Curtain
03/28/2024 | Rehm Thermal SystemsCurrent developments indicate a need for larger throughput heights due to the trend towards e-mobility, which in turn increases nitrogen consumption for process inertization. Rehm Thermal Systems responds to this issue with an innovative solution: the mechatronic curtain.
Intel Announces New Program for AI PC Software Developers and Hardware Vendors
03/27/2024 | Intel CorporationIntel Corporation announced the creation of two new artificial intelligence (AI) initiatives as part of the AI PC Acceleration Program: the AI PC Developer Program and the addition of independent hardware vendors to the program.
SEMI ESD Alliance 2024 CEO Executive Outlook to Explore the Evolving RISC-V Movement and Semiconductor Design Ecosystem
03/27/2024 | SEMIKey executives from leading semiconductor EDA and IP companies will gather to discuss the latest industry trends, challenges and opportunities Thursday, May 9, in Santa Clara, California at the annual CEO Executive Outlook, hosted by the Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, and Keysight Technologies. Registration opens soon.
CentraTEQ to Showcase Wide Range of Vibration & Environmental Test Systems at Battery Tech Expo 24
03/26/2024 | CentraTEQEnvironmental and vibration test specialists CentraTEQ are excited to be exhibiting at the upcoming Battery Tech Expo, scheduled to take place at Silverstone on April 25, 2024.