Realtek, Ansys Accelerate Complex IC Design for RFIC & High-Speed IC with Advanced Simulation Workflow
November 19, 2021 | ANSYSEstimated reading time: 1 minute
Realtek has adopted a leading-edge and user-friendly electromagnetic (EM) simulation workflow developed by Ansys to accelerate complex RFIC design and improve efficiency by shrinking silicon area. Realtek uses RaptorH’s silicon-optimized modeling flow to substantially decrease simulation time and reduce wasteful overdesign by accurately predicting EM coupling in applications ranging from RFIC and high-speed IC to cutting-edge Internet of Things products.
RFIC advanced node designs must manage the growing challenge of EM interference caused by high-frequency, millimeter wave signals and occurring across different RF blocks. To improve the efficiency of design margins, Realtek IC designers rely on Ansys® RaptorH™‘s large capacity engine to analyze complete circuit blocks with high fidelity.
By adopting this silicon-optimized modeling flow, Realtek designers are accelerating EM modeling times by 3x – 10x. Additionally, they are shrinking silicon real estate by drastically reducing block-to-block EM crosstalk in extremely complex designs.
“RaptorH delivers a highly intuitive graphical user interface with a simplified setup that does not require any manual modifications to the layout or foundry tech files for performing EM coupling analysis,” said Yee-Wei Huang, vice president at Realtek. “It helped our engineering team identify EM coupling problems in our on-chip design flow. This predictive accuracy, together with its high capacity and speed, enabled our designers to minimize area and increase the value without compromising fidelity in new, extremely complex chips.”
“RaptorH plays an integral role in our industry-leading, gold standard simulation platform for modeling EM and multiphysics interactions across the latest generation of IC layout structures,” said John Lee, vice president and general manager of the electronics and semiconductor business unit at Ansys. “Providing an optimum user experience and delivering reliable results, this product’s cutting-edge S-parameter and reduced SPICE models help Realtek designers capture the behavior of very high-frequency signals to solve complex IC layout problems with increased confidence, resulting in more efficient and reliable products.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.