Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
June 28, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
![](https://iconnect007.com/application/files/8616/9086/9837/news_adobestockfree2_Jul2022.jpeg)
Cadence Design Systems, Inc. announced that the AI-based Cadence® Virtuoso® Studio design tools and solutions have been certified by Samsung Foundry. Joint customers can confidently leverage Virtuoso Studio and Samsung’s mature and advanced node process design kits (PDKs) down to SF2 to advance next-generation analog, custom, RF and mixed-signal design.
Customers using Samsung PDKs will benefit from key Cadence product integrations, such as the integration between Virtuoso Studio and the Cadence Pegasus™ Verification System, enabling faster turnaround times and more predictable design cycle times with design rule checks (DRCs), layout versus schematic (LVS), hierarchical metal fill (HMF) insertion and design-for-manufacturing (DFM) signoff. Additionally, the Pegasus Verification Solution enables InDesign physical verification, delivering the broader expansion and inclusion of the Pegasus DRC and fill capabilities within the Virtuoso Studio Layout for 4X faster turnaround times.
The Cadence Voltus™-XFi Custom Power Integrity Solution, also integrated with Virtuoso Studio, is also now optimized and certified for Samsung Foundry’s advanced process technologies. This enables customers to confidently adopt state-of-the-art and future-ready custom IC design flow with Samsung Foundry PDKs. Furthermore, customers benefit from better power usage and improved design performance. The seamless integration of the Cadence Voltus-XFi power-grid-view (PGV) macro models into the Voltus IC Power Integrity Solution, alongside the Virtuoso Studio platform, enables full-chip power integrity signoff.
“Through our continued collaboration with Cadence, we are supporting mutual customers with the latest technologies to design and verify their next-generation hyperscale computing, mobile, automotive and AI offerings,” said Sei Seung Yoon, executive vice president and head of Foundry Design Enablement team at Samsung Electronics. “This collaboration between Cadence and Samsung provides customers with solutions to accelerate design closure on all of Samsung’s process technologies, including our most advanced SF3 and SF2 technologies.”
“Our ongoing engagement with Samsung enables customers to benefit from the most advanced semiconductor design, verification and manufacturing technologies required to create ICs that meet the demands for today’s emerging applications,” said Tom Beckley, senior vice president and general manager in the Custom & Package Group at Cadence. “With Samsung’s certification of the new AI-based Virtuoso Studio, customers can design new ICs with the high-performance benefits afforded by Samsung Foundry’s process technologies.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.