Cadence Collaborates with STMicroelectronics on Networking, Cloud and Data Center Electronics
March 11, 2020 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. announced it has been working together with STMicroelectronics to successfully tape out a 56G very short-reach (VSR) SerDes in 7nm for a system on chip (SoC) targeted at the networking, cloud and data center markets. Cadence provided the critical IP architecture, certain IP sub-blocks and relevant design support, leveraging its investments in 56G and 112G PAM4 SerDes technology while ST developed the complete SerDes core, making use of its extensive know-how in this field.
“Cadence’s strong 112G SerDes fully hits the requirements relevant to ASICs for networking and communication,” said Flavio Benetti, general manager of the ASIC division at STMicroelectronics. “By combining Cadence’s silicon-proven IP building blocks with our deep knowledge of SerDes analog and mixed-signal design techniques, we were able to beat our customer’s challenging power targets. We value our ongoing collaboration and have selected Cadence as our preferred supplier for 112G long-reach SerDes IP.”
“Our successful collaboration with STMicroelectronics exemplifies how Cadence is delivering SoC design excellence through our Intelligent System Design strategy,” said Babu Mandava, senior vice president and general manager of the IP group at Cadence. “Our silicon-proven PAM4 SerDes IP portfolio optimized for power, performance and area efficiency, used in conjunction with the Cadence Innovus Implementation System, enabled ST to achieve performance excellence and time-to-market advantage for their innovative designs.”
The broad Cadence® design IP portfolio including the 112G Multi-Rate PAM4 SerDes, and the best-in-class digital and signoff technology including the Innovus™ Implementation System, both support Cadence’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.